

Automated Parallelization for Embedded Multicore Platforms



Dr.-Ing.
Timo Stripf
Managing Director Technology

Outline

- Company Introduction
- Parallelization
- Vectorization (e.g. RISC-V)
- Platform Specification (SHIM and beyond)
- Summary

emmtrix Technologies GmbH - Basics



- Founded 2016
- Located in Karlsruhe
- Currently 14 people
- Software products:
 - ✓ emmtrix Parallel Studio
 - ✓ emmtrix Performance Estimation
 - ✓ emmtrix C++2C Compiler
- Services:
 - ✓ Tool Customization
 - ✓ Integration & Support
 - ✓ Trainings
 - ✓ Technical Consulting

emmtrix Focus Areas

Software Parallelization



- Parallel C code for
 - Multi-/Manycore CPUs
 - Vector processing units
 - GPUs and DSPs
- Interactive workflow
- Parallelization with functional safety

Performance Estimation



- Static performance analysis
 - C
 - LLVM IR
 - Assembly
- Simulation
- Profiling on hardware
- Intuitive visualization

Code Conversion




- Conversions:
 - Simulink to MATLAB®
 - MATLAB®/Octave/Scilab to C
 - C++ to C




- User-controlled optimizations
- Aimed at embedded systems and automatic analysis

Static Source Code Analysis



- Data dependencies analysis
- Event chain analysis

emmtrix Tool Workflow



The emmtrix Solution - visualize and stay in control

The screenshot displays the ePS Flow software interface. On the left is a sidebar with project management and code generation options. The main area is divided into several panels: a Simulink Model Viewer at the top showing a block diagram of an edge detection algorithm; a workflow view below it showing a sequence of steps; a hierarchical program view showing nested code blocks and loops; and a parallel schedule view at the bottom showing task distribution across three tricornes. A 'Sequential Reference' view is also visible, comparing sequential and parallel execution times.

MATLAB® /
Simulink Model

emmtrix
Workflow

Hierarchical
Program View

Sequential
Reference

Parallel
Schedule



emmtrix
Technologies


Parallelization




Interactive Parallelization



emmtx Workflow



Automatic Parallelization Levels






emmtrix
Technologies

Vectorization



Vector Processing




Key challenges:


- Efficient utilization of all slots (e.g. 16 * 32 bit operations)
- Provide required data at right time for the local memory

Vectorization in ePS

- Perform auto-vectorization (optimized for generated code)
- Optimize your code by selecting code transformations in the ePS GUI
- The generated “Vector C” code is readable



emmtx Vectorization Workflow



```
for (i2 = 0u; i2 < 15u; i2++) {
    vstoreN(0.0f, &sum1[0]);

    for (i3 = 0u; i3 < 15u; i3 = i3 + 1) {
        vstoreN(vloadN(&sum1[0]) +
            vloadN(&In1[i3][0]) * In2[i3][i2], &sum1[0]);
    }

    vstoreN(0.00625f * vloadN(&sum1[0]), &Out1[i2][0]);
}
```

```
for (i2 = 0u; i2 < 15u; i2++) {
    for (i1 = 0u; i1 < 15u; i1++) {
        sum1 = 0.0f;


        for (i3 = 0u; i3 < 15u; i3++) {
            sum1 += In1[i3][i1] * In2[i3][i2];
        }

        Out1[i2][i1] = 0.00625f * sum1;
    }
}
```




emmtrix Model Code Generator

- Generate C code from Simulink models and MATLAB scripts
 - Optimized for data intensive code (e.g. with matrix operations)
 - Generates code prepared for auto-vectorization
- Features fusion of Simulink blocks
 - Generate a single for-loop for multiple blocks
 - Reduces unnecessary operations and instruction memory usage
 - Improves data locality as well as memory consumption
- Control memory layout
 - e.g. row-major vs. column-major
 - Important for matrix multiplication optimization



Code fusion example



Unoptimized C code

```
for (i2 = 0u; i2 < 15u; i2++)  
  for (i1 = 0u; i1 < 15u; i1++)  
    Transpose[i2][i1] = In2[i1][i2];  
  
for (i4 = 0u; i4 < 15u; i4++) {  
  for (i3 = 0u; i3 < 15u; i3++) {  
    sum1 = 0.0f;  
  
    for (i5 = 0u; i5 < 15u; i5++)  
      sum1 += In1[i5][i3] * Transpose[i4][i5];  
  
    Product[i4][i3] = sum1;  
  }  
}  
  
for (i7 = 0u; i7 < 15u; i7++)  
  for (i6 = 0u; i6 < 15u; i6++)  
    Out1[i7][i6] = 0.00625f * Product[i7][i6];
```

Saved temporary variables
(Product, Transpose)

Fused C code

```
for (i2 = 0u; i2 < 15u; i2++) {  
  for (i1 = 0u; i1 < 15u; i1++) {  
    sum1 = 0.0f;  
  
    for (i3 = 0u; i3 < 15u; i3++)  
      sum1 += In1[i3][i1] * In2[i3][i2];  
  
    Out1[i2][i1] = 0.00625f * sum1;  
  }  
}
```

Gain inside loop

Transpose by
index swapping



emmtrix
Technologies

SHIM and Platform Specification

Platform Specification

- Multicore platform
 - Architecture (SHIM v1)
 - Cores
 - Core types (microarchitecture)
 - Frequency
 - Properties (e.g. SIMD)
 - Code generation template
 - Communication performance (microarchitecture x microarchitecture x type)
 - Send blocking time
 - Receive blocking time
 - Transfer time

Platform Specification (Microarchitecture)

- Microarchitecture

- Compiler information (types & macros)
- Performance information

Type	Requirement	Accuracy	Information
C	Readable C code	Low (compiler optimization)	Cost of C operators
LLVM IR	Generic compilable code	Medium (different compiler optimizations)	Cost of LLVM IR instruction
Assembly	Supported target compiler Installed target compiler Compilable C c	High (pipeline model)	Cost of assembly instr Assembly syntax Pipeline model
Functions	Readable C code		Cost of C functions, e.g. sin/cos (math function), memcpy

ADL Classification




Figure 1: Gajski-Kuhn Y-chart

How can we increase the adoption of SHIM?

- Tool providers
 - Processor ADLs are typically very tool driven (content defined by tool's needs)
 - ⇒ Extensibility
 - Benefit from reusability
 - ⇒ Open database / catalogue of SHIM descriptions of different processors
- Hardware providers
 - ?

QUESTIONS?



emmtrix
Technologies

www.emmtrix.com